vlabs logo
  • HOME
  • PARTNERS
  • CONTACT
Computer Science and Engineering
vlabs logo
Introduction
Objective
List of experiments
Target Audience
Course Alignment
Feedback
Introduction
Objective
List of experiments
Target Audience
Course Alignment
Feedback

VLSI

  1. Schematic Design Of Transistor Level Inverter
  2. Schematic Design Of Transistor Level NAND & NOR Gate
  3. Schematic Design Of Transistor Level XOR & XNOR Gate
  4. Schematic Design Of Pass Transistor Logic & Multiplexer
  5. Delay Estimation In Chain Of Inverters
  6. Schematic Design Of D-Latch and D-Flip Flop
  7. Spice Code Platform
  8. Design Of D-Flip Flop Using Verilog
  9. Design Of Digital Circuits Using Verilog
Community Links Sakshat Portal Outreach Portal FAQ: Virtual Labs
Contact Us Phone: General Information: 011-26582050 Email: support@vlabs.ac.in
Follow Us
AGPL 3.0  &  Creative Commons (CC BY-NC-SA 4.0)